EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Jobs | Resources |  ItZnewz  | |  CaféTalk  | HP Store
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Designers Corner | Events | Demos | Membership | Fun Stuff | Weather | Advertise | e-Catalog Signup >> Site Tour <<
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign Services
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Cadence Synthesis Solution Endorsed by Oki Semiconductor

SAN JOSE, Calif.--(BUSINESS WIRE)--June 6, 2001--Cadence Design Systems, Inc. (NYSE:CDN), the world's leading supplier of electronic design products and services, today announced Oki Semiconductor, a leading supplier of advanced integrated circuits, is providing support for customers wishing to use Cadence® BuildGates® synthesis tool in their design flows. Oki chose to support BuildGates synthesis tool in the application specific integrated circuit (ASIC) design flow in response to demand from telecommunications, networking, and consumer electronics customers.

``We have seen a rapid increase in the use of Cadence BuildGates by our customers,'' said Jamshed Qamar, vice president, engineering, Oki Semiconductor. ``As we drive our technologies to be smaller and faster, we expect a wider adoption of the synthesis engine provided by BuildGates.''

Responding to customer demand for the support of BuildGates, Oki has announced synthesis library support for BuildGates tools for the entire Standard Cell/Gate Array product-line in 0.16-micron, 0.25-micron, and 0.35-micron technologies. Prospective Oki customers can download the design kits from the Oki design kits Website. Prior registration is required to access this Website.

``We are pleased that Oki is working with us to enable the success of our mutual customers doing high-performance, high-speed ASIC design,'' said Glen S. Fukushima, president and CEO of Cadence Design Systems, Japan.

About Cadence SP&R

Cadence SP&R consists of three products: BuildGates synthesis, Physically Knowledgeable Synthesis (PKS) physical synthesis, and Silicon Ensemble(TM) PKS (SE-PKS) optimization place-and-route. This SP&R solution is superior to heterogeneous IC design environments, as it features correlation within three percent through common timing, synthesis, placement, and routing engines used by both logic designers and physical designers.

About BuildGates

BuildGates synthesis enables customers to synthesize multi-million gate designs rapidly with superior results. BuildGates has a built-in, high-capacity, high-performance timing analysis tool that enables productive timing closure. The distributed synthesis feature built into BuildGates leverages modern networked compute environments and dramatically reduces synthesis runtime for large design.

Pricing and Availability

BuildGates synthesis tool is available worldwide for UNIX-based workstations from Hewlett-Packard and Sun Microsystems, and for AIX-based workstations from IBM. One-year U.S. list prices start at $12,000. For information on international pricing, please contact a local Cadence sales office.

About Cadence

Cadence is the largest supplier of electronic design automation products, methodology services, and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,700 employees and 2000 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products, and services is available at www.cadence.com.

Note to Editors: Cadence, the Cadence logo, and BuildGates are registered trademarks, and Silicon Ensemble is a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.


Contact:
     Cadence Design Systems, Inc.
     Parvesh Bal-Sandhu, 408/894-2512
     parvesh@cadence.com
            or
     Armstrong Kendall, Inc.
     Matt McGinnis, 503/672-4689
     matt@akipr.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com